

GT200[®]

Hardware Reference for PCI and PMC Cards

Document No. G-T-MR-G1PCPMCP-A-0-A4

FOREWORD

The information in this document has been carefully checked and is believed to be accurate; however, no responsibility is assumed for inaccuracies. Curtiss-Wright Controls, Inc. reserves the right to make changes without notice.

Curtiss-Wright Controls, Inc. makes no warranty of any kind with regard to this printed material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose.

©Copyright 2005 Curtiss-Wright Controls Inc. All Rights Reserved.

SCRAMNet[®] is a registered trademark of Curtiss-Wright Controls, Inc.

GT200[®] is a registered trademark of Curtiss-Wright Controls, Inc.

Patents pending for network status messaging and host interrupt queue functions.

LinkXchange[®] is a registered trademark of Curtiss-Wright Controls, Inc.

Any reference made within this document to products and/or services of other manufacturers as provided in this document do not constitute an endorsement by Curtiss-Wright Controls, Inc.

Revised: September 28, 2005

Curtiss-Wright Controls, Inc. Embedded Computing

Data Communications
2600 Paramount Place Suite 200
Fairborn, OH 45324 USA
Tel: (800) 252-5601(U.S. only)
Tel: (937) 252-5601

FCC

This product is intended for use in industrial, laboratory, or military environments. This product uses and emits electromagnetic radiation, which may interfere with other radio and communication devices. The user may be in violation of FCC regulations if this device is used in other than the intended market environments.

CE

As a component part of another system, this product has no intrinsic function and is therefore not subject to the European Union CE EMC directive 89/336/EEC.

TABLE OF CONTENTS

1. INTRODUCTION.....	1-1
1.1 How To Use This Manual	1-1
1.1.1 Purpose	1-1
1.1.2 Scope	1-1
1.1.3 Style Conventions.....	1-1
1.2 Related Information.....	1-1
1.3 Quality Assurance	1-2
1.4 Technical Support.....	1-3
1.5 Ordering Process	1-3
2. PRODUCT OVERVIEW	2-1
2.1 Overview	2-1
2.2 Network Features	2-1
2.3 Card Features.....	2-2
2.3.1 GT200 PCI.....	2-2
2.3.2 GT200 PCI Features	2-3
2.3.3 GT200 PMC	2-3
2.3.4 GT200 PMC Features	2-3
2.3.5 SFP Media Options.....	2-4
2.3.6 Firmware Dependencies	2-5
2.3.7 LED Descriptions	2-5
2.4 Topologies.....	2-6
2.4.1 Non-Redundant Ring.....	2-6
2.4.2 Redundant Ring	2-6
2.4.3 Point-to-Point.....	2-7
2.4.4 Daisy Chain	2-7
2.4.5 Monitoring.....	2-7
2.4.6 VLX2500 Physical Layer Switch	2-7
2.4.7 LinkXchange GLX4000 Physical Layer Switch.....	2-8
2.4.8 Switch Ring	2-9
2.4.9 Redundant Switch Ring	2-10
3. INSTALLATION.....	3-1
3.1 Overview	3-1
3.2 Unpack the Card.....	3-1
3.3 Inspect the Card.....	3-1
3.4 Configure the GT200 Card.....	3-2
3.4.1 Installing SFP Modules.....	3-2
3.5 Install the Cards.....	3-3
3.5.1 GT200 PCI Card.....	3-3
3.5.2 GT200 PMC Card.....	3-4
3.6 Connect the Fiber Optic Cables	3-5
3.7 Troubleshooting.....	3-6
4. OPERATION	4-1
4.1 Overview	4-1
4.2 Network Hardware	4-1
4.2.1 Network Paradigm	4-1
4.2.2 Ring Topology.....	4-2
4.2.3 Physical Interface.....	4-2
4.2.4 Network Size	4-2
4.2.5 Interface Standards	4-3
4.2.6 Network Framing.....	4-3
4.2.7 Link Interface	4-3
4.2.8 Network Throughput	4-3
4.2.9 Error Detection	4-3
4.2.10 Latency	4-4

4.2.11 Throughput	4-4
4.2.12 Message Ordering	4-4
4.2.13 Memory	4-4
4.2.14 FIFO Buffers	4-4
4.2.14.1 Retransmit FIFO	4-4
4.2.14.2 Receive FIFO	4-5
4.2.15 Network Status Messaging	4-5
4.2.15.1 Shared Information	4-5
4.2.16 Interrupts	4-5
4.2.17 Modes of Operation	4-6
4.2.17.1 Write-Me-Last Mode	4-6
4.2.17.2 TX Enable	4-6
4.2.17.3 RX Enable	4-6
4.2.17.4 RT Enable	4-6
4.2.17.5 Interrupt Self	4-7
4.3 GT200 Block Diagram	4-8
4.3.1 Network Logic	4-8
4.3.2 Host Logic	4-8
4.4 Host Hardware	4-9
4.4.1 Target Interface	4-9
4.4.1.1 Control plane	4-9
4.4.1.2 Data plane	4-9
4.4.2 Initiator Interface	4-9
4.4.2.1 Data Plane	4-9
4.4.3 Bus Support	4-9
4.4.4 5-Volt PCI Bus Support	4-9
4.4.5 Byte Swapping	4-9
4.4.6 Interrupt Support	4-9
4.4.7 Counter/Timers	4-10

APPENDICES

APPENDIX A SPECIFICATIONS	A-1
APPENDIX B COUNTER/TIMER DEFINITIONS	B-1
GLOSSARY	GLOSSARY-1

FIGURES

Figure 2-1 GT200 3.3-Volt PCI Card.....	2-2
Figure 2-2 GT200 5-Volt PCI Card.....	2-2
Figure 2-3 GT200 PMC Card.....	2-3
Figure 2-4 SFP Transceiver Module	2-4
Figure 2-5 GT200 PCI Faceplate	2-5
Figure 2-6 GT200 PMC Faceplate	2-5
Figure 2-7 Switch Ring	2-9
Figure 2-8 Redundant Switch Ring	2-10
Figure 3-1 GT200 PCI Card Installation	3-3
Figure 3-2 GT200 PMC Card Installation.....	3-4
Figure 3-3 Fiber-optic Simplex LC Connector.....	3-5
Figure 3-4 Fiber-optic Duplex LC Connector	3-5
Figure 4-1 Replicated Shared Memory	4-2
Figure 4-2 Configuration Switch Diagram.....	4-7
Figure 4-3 GT200 Block Diagram	4-8

This page intentionally left blank

1. INTRODUCTION

1.1 How To Use This Manual

1.1.1 Purpose

This document is a reference manual for the GT200 PCI and PMC card host interface. It provides a physical and functional description of the GT200 network interface card. The manual describes how to unpack, set up, install, and operate the hardware.

1.1.2 Scope

This information is intended for systems designers, engineers and network installation personnel. You need at least a systems level understanding of general computer processing, of memory and hardware operation, and of the specific host processor to effectively use this manual.

1.1.3 Style Conventions

- Hexadecimal values are written with a “0x” prefix. For example, 0x03FF
- Code and monitor screen displays of input and output are boxed and indented on a separate line. Text that represents user input is bolded. Text that the computer displays on the screen is not bolded. For example:

```
C:\ls
file1          file2          file3
```

- Large samples of code are Courier font, at least one size less than context, and are usually on a separate page or in an appendix.

1.2 Related Information

- PCI Local Bus Specification, Revision 2.2, 18 DEC 1998, PCI SIG
- PCI Local Bus Specification, Revision 2.3, 29 MAR 2002, PCI SIG
- CMC Specification (IEEE P1386/Draft 2.4a), Revision 21 MAR 2001, IEEE
- PMC Specification (IEEE P1386.1/Draft 2.4a), Revision 21 JAN 2001, IEEE
- *GT200 (SCRAMNet GT) API Guide*, Curtiss-Wright Controls, Inc. (Document No. G-T-ML-G1AP1)
- Curtiss-Wright Controls, Inc web address: www.cwembedded.com
- *LinkXchange VLX2500 Hardware Reference Manual* (Doc. No. F-T-MR-VLX2500#), Curtiss-Wright Controls, Inc.
- *LinkXchange GLX4000 Physical Layer Switch User Reference Manual* (Doc. No. F-T-MR-L5XL144), Curtiss-Wright Controls, Inc.

1.3 Quality Assurance

Curtiss-Wright Controls' Corporate policy is to provide our customers with the highest quality products and services. In addition to the physical product, the company provides documentation, sales and marketing support, hardware and software technical support, and timely product delivery. Our quality commitment begins with product concept, and continues after receipt of the purchased product.

Curtiss-Wright Controls' Quality System conforms to the ISO 9001 international standard for quality systems. ISO 9001 is the model for quality assurance in design, development, production, installation and servicing. The ISO 9001 standard addresses all 20 clauses of the ISO quality system, and is the most comprehensive of the conformance standards.

Our Quality System addresses the following basic objectives:

- Achieve, maintain, and continually improve the quality of our products through established design, test, and production procedures.
- Improve the quality of our operations to meet the needs of our customers, suppliers, and other stakeholders.
- Provide our employees with the tools and overall work environment to fulfill, maintain, and improve product and service quality.
- Ensure our customer and other stakeholders that only the highest quality product or service will be delivered.

The British Standards Institution (BSI), the world's largest and most respected standardization authority, assessed Curtiss-Wright Controls' Quality System. BSI's Quality Assurance division certified we meet or exceed all applicable international standards, and issued Certificate of Registration, number FM 31468, on May 16, 1995. The scope of Curtiss-Wright Controls' registration is: "Design, manufacture and service of high technology hardware and software computer communications products." The registration is maintained under BSI QA's bi-annual quality audit program.

Customer feedback is integral to our quality and reliability program. We encourage customers to contact us with questions, suggestions, or comments regarding any of our products or services. We guarantee professional and quick responses to your questions, comments, or problems.

1.4 Technical Support

Technical documentation is provided with all of our products. This documentation describes the technology, its performance characteristics, and includes some typical applications. It also includes comprehensive support information, designed to answer any technical questions that might arise concerning the use of this product. We also publish and distribute technical briefs and application notes that cover a wide assortment of topics. Although we try to tailor the applications to real scenarios, not all possible circumstances are covered.

Although we have attempted to make this document comprehensive, you may have specific problems or issues this document does not satisfactorily cover. Our goal is to offer a combination of products and services that provide complete, easy-to-use solutions for your application.

If you have any technical or non-technical questions or comments, contact us. Hours of operation are from 8:00 a.m. to 5:00 p.m. Eastern Standard/Daylight Time.

- Phone: (937) 252-5601 or (800) 252-5601
- E-mail: DTN_support@curtisswright.com
- Fax: (937) 252-1465
- World Wide Web address: www.cwcembedded.com

1.5 Ordering Process

To learn more about Curtiss-Wright Controls' products or to place an order, please use the following contact information. Hours of operation are from 8:00 a.m. to 5:00 p.m. Eastern Standard/Daylight Time.

- Phone: (937) 252-5601 or (800) 252-5601
- E-mail: DTN_info@curtisswright.com
- World Wide Web address: www.cwcembedded.com

2. PRODUCT OVERVIEW

2.1 Overview

This chapter describes the GT200 cards, their features and network environments.

2.2 Network Features

The GT200 Network has the following features:

- A ring topology with a maximum network throughput of approximately 205 Megabytes (MBps) (base10).
- All writes to GT200 memory generate network traffic (no filtering occurs based on current values present in memory).
- Protocol-supported network addressing for 128 MB shared memory for each node processor.
- Variable-length frame with a maximum pay load of 128 bytes.
- 255-node capacity on each ring.
- No operating or system software is required to support network protocol.
- No network-dependent application software is required.



CAUTION: Check with the host computer manufacturer to find out which slots are available for third party PCI memory cards before installing the GT200 Network board into any system. Installing any type of PCI card in a non-standard PCI slot may result in serious damage to the host machine.

2.3 Card Features

Curtiss-Wright Controls' GT200 family of products includes PCI and PCI Mezzanine (PMC) form factor cards.

The PCI and PMC versions provide a host link via the PCI bus. The PCI bus is used in most standard PCs, and the PMC format is used in most popular single-board computers. Both of these variations interoperate completely on the link interface, providing seamless integration between diverse platforms.

2.3.1 GT200 PCI



Figure 2-1 GT200 3.3-Volt PCI Card




Figure 2-2 GT200 5-Volt PCI Card

2.3.2 GT200 PCI Features

The major GT200 PCI card features are listed below:

- PCI Short form factor requiring one single slot in the computer chassis
- Bus support for 33 MHz/66 MHz PCI operation for 32/64 bit buses
- 3.3-volt or 5-volt PCI signaling voltages available
- Supports concurrent network and host accesses with no loss of network data or need to implement network flow control
- Status LEDs that report link status
- Broadcast and unicast network interrupts for user-level signaling and node synchronization
- Two Small Form Factor Pluggable (SFP) media options available— short wavelength laser (850 nm) and long wavelength laser (1300 nm)
- 2.5 Gbps fiber-optic interface with redundant transceiver option for network topology redundancy
- Operates with the LinkXchange family of switches (2.5 Gbps or faster).

2.3.3 GT200 PMC



Figure 2-3 GT200 PMC Card

2.3.4 GT200 PMC Features

The major GT200 PMC card features are listed below:

- Single-width PMC requiring one single slot on the single board computer
- Bus support for 33 MHz/66 MHz PCI operation for 32/64 bit buses
- Supports 3.3-volt PCI signaling voltages only (not 5-volt tolerant)
- Supports concurrent network and host accesses with no loss of network data or need to implement network flow control
- Status LED that report link status
- Broadcast and unicast network interrupts for user-level signaling and node synchronization
- Two Small Form Factor Pluggable (SFP) media options available, short wavelength laser (850 nm) and long wavelength laser (1300 nm)
- 2.5 Gbps fiber-optic interface with redundant transceiver option for network topology redundancy
- Operates with the LinkXchange LX2500 family of switches (2.5 Gbps or faster)

2.3.5 SFP Media Options

The physical media interface of the GT200 design uses SFP transceiver modules. These modules are hot swappable, providing an efficient way to modify the media interface configuration as needed.

Two basic SFP media options are available for the GT200. These media options are a long wavelength laser (1300 nm) and short wavelength laser (850 nm). All cards use a Duplex LC style connector available from most major cable manufacturers.



Figure 2-4 SFP Transceiver Module

Long wavelength laser interconnections are recommended for distances longer than 250 meters, as loss in multimode fiber degrades connections with short wavelength lasers past this distance.

The short wavelength version is useful for intrasystem connections, where you are connecting between cards on the same backplane. It is also suited for short reach intersystem connections (< 250 m).

The SFP transceivers comply with the Small Form-factor Pluggable transceiver MultiSource Agreement (SFP MSA) to ensure compatibility between the different transceiver manufacturers.

2.3.6 Firmware Dependencies

The specifications and features described in this manual are based on firmware revisions at the time of publication. Performance may vary between firmware revisions. Please contact Technical Support for more information.

2.3.7 LED Descriptions

Three sets of status LEDs are visible from the front panel of the GT200 board. The position of the LEDs is shown in Figure 2-5 for PCI and Figure 2-6 for PMC.

Link Select (LS)

The Link Select LED indicates which channel of the GT200 board is selected. When the LED is off, channel 0 is selected. When the LED is on, channel 1 is selected.

Link Up (LU)

The Link Up LED turns on when the selected channel is receiving a valid GT200 signal.

Signal Detect (R0, R1)

The Signal Detect LEDs indicate a signal is being received by the corresponding transceiver.

Laser Enable (T0, T1)

The Laser Enable LEDs indicate the corresponding transceiver is turned on.




Figure 2-5 GT200 PCI Faceplate




Figure 2-6 GT200 PMC Faceplate


2.4 Topologies

There are various topologies for the GT200 card. The following topologies should cover most customer applications. If another topology is desired contact Curtiss-Wright Controls, Inc. Technical Support to see if it is possible. The topologies are:

- Non-redundant ring
- Redundant ring
- Point-to-Point
- Daisy Chain
- Monitoring
- Switch ring
- Redundant switch ring


2.4.1 Non-Redundant Ring

This is the simplest of the topologies, with a single transmit/receive connection per node. Any data written to one node is broadcast to all nodes. A break in one node of fiber caused the ring to be broken. This topology would be used in a system where a failure in the ring is not critical.




2.4.2 Redundant Ring

This topology is the same as a non-redundant ring; only a second ring is added using the second transceiver to create a ring with data flowing in the opposite direction. A failure in one of the rings does not prevent data from flowing to all the nodes. This topology would be used in critical systems where a break in the ring cannot be tolerated.




2.4.3 Point-to-Point

This is a special version of the non-redundant ring where there are just two nodes.




2.4.4 Daisy Chain

This topology only allows data to flow in one direction. This topology is used where data does not need to be sent back to the sending node. The first node in the chain could be a remote sensor sending data to several receiving nodes.



2.4.5 Monitoring

A monitoring topology is a non-redundant ring with one of the nodes transmitting the data on its second transceiver to a monitoring node. The monitoring node can be used to watch the status of the ring and check the ring's health.



2.4.6 VLX2500 Physical Layer Switch

Curtiss-Wright Controls' VLX2500 Physical Layer Switch provides the following features:

- 16 non-blocking SFP transceiver ports (with optional 8-port expansion card)
- 3.2 Gbps port baud rate
- 25.6 Gbps total bandwidth (51.2 Gbps with optional 8-port expansion card)
- Supports Arbitrated Loop, Point-to-Point, One-to-Many communication links
- Optional bypass of retiming circuitry for each port
- Retimed ports support short wavelength (850 nm), long wavelength (1300 nm), and HSSDC2 physical media options
- SFP transceiver MultiSource Agreement (SFP MSA) compatibility for each port to ensure functional support for transceivers from other manufacturers
- Flexible automatic I/O port fault isolation
- Multiple media options
- Hot-swappable SFP modules

- Cross-point configuration controlled across VME Bus or RS-232 port
- Front panel “Signal Detect” status indicators for each port provided
- Front panel “Power On” status indicator
- Front panel “Transmitter On” status indicator for each port
- Front panel “Heartbeat” status indicator
- Provides unique VME card base addressing
- Card Reset switch
- Password Reset switch
- Watchdog timer
- 32 KB Non-volatile SRAM (NVS RAM)

For more detailed information regarding VLX2500 features and operation, contact Curtiss-Wright Controls, Inc. and request a copy of the *LinkXchange VLX2500 Physical Layer Switch Hardware Reference Manual* or visit our web site.

2.4.7 LinkXchange GLX4000 Physical Layer Switch

The GLX4000 Physical Layer Switch has the following features:

- Up to 144 non-blocking I/O ports.
- Up to 4.25 Gbps/port data rate.
- 48 Small Form Factor, Pluggable (SFP) transceiver modules per SFP port card.
- 48 (SFP) transceiver modules per SFP Retimed port card
- 48 IEEE 1394b "Firewire" copper media ports per IEEE 1394b port card.
- Port cards and pluggable transceivers may be mixed in one system.
- Supports Loop, Point-to-Point, One-to-Many communication links.
- Supports multiple physical media options including short wavelength (850 nm), long wavelength (1300 nm), and HSSDC2.
- Automatic port fault isolation.
- Front panel indicators:
 - Signal Detect.
 - Transmitter ON.
 - Heartbeat.
 - Flash Write.
 - Fan/Temperature Alarm.
 - Watchdog.
- Out-of-band control through an Ethernet port.
- Can be controlled from a remote location.
- Dual-redundant hot-swappable power supplies.
- Hot-swappable fans.
- Hot-pluggable Small Form-factor transceiver modules.
- Hot-pluggable port cards.
- Multiple temperature monitoring points within the enclosure.
- Configuration data stored on a removable CompactFlash card.
- Automatic fan speed control based on enclosure temperature.
- Fan tachometer monitor.

For detailed information regarding the GLX4000 features and operation, contact Curtiss-Wright Controls, Inc. and request a copy of the *GLX4000 Physical Layer Switch Hardware Reference Manual* or visit our web site.

2.4.8 Switch Ring

The LinkXchange VLX2500 switch can extend a ring or connect multiple rings. The switch ring topology allows the nodes to be reconfigurable. The node's position within the ring can be reordered, or multiple rings can be formed from groups of nodes connected to the switch.




Figure 2-7 Switch Ring

Any node can be the initiating node. Any data write by the host to the GT200 memory triggers a message to all nodes to replicate the new data.

2.4.9 Redundant Switch Ring

Multiple VLX2500 switches provide redundancy to protect network integrity. The redundant switch ring topology is the same as the switch ring topology, but with the added redundancy of a second switch. Data flow can be preserved if the fiber or even one of the switches fails.




Figure 2-8 Redundant Switch Ring

3. INSTALLATION

3.1 Overview

GT200 cards require only one slot on the host computer backplane and interface directly to a fiber-optic cable

To install a GT200 card, follow the steps below:

1. Unpack the card.
2. Inspect the card.
3. Install the card.
4. Connect the cables.

3.2 Unpack the Card



CAUTION: Exercise care regarding the static environment. Use an anti-static mat connected to a wristband when handling or installing the GT200 card. Failure to do this may cause permanent damage to the components on the card.

Follow the steps below to unpack the card:

1. Put on the wristband attached to an anti-static mat.
2. Remove the card and anti-static bag from the carton.
3. Place the bag on the anti-static mat.
4. Open the anti-static bag and remove the card.
5. In the unlikely event that you should need to return your GT200 card, please keep the original shipping materials for this purpose.

Any optional equipment is shipped in separate cartons.

3.3 Inspect the Card

The GT200 card consists of a single card with a built-in network interface. If the card was damaged in shipping, notify Curtiss-Wright Controls, Inc. or your supplier immediately.

3.4 Configure the GT200 Card

3.4.1 Installing SFP Modules

The physical media interface of the GT200 design uses SFP transceiver modules. These modules are hot swappable, providing an efficient way to modify the media interface configuration as needed. Always take the usual precautions against electrostatic discharge when handling SFP modules.

The SFP module contains a printed circuit board (PCB) that mates to an SFP electrical connector, located within the metal SFP receptacle cage on the GT200 card. The SFP PCB is exposed through a cutout on the back end of the SFP module. The orientation of the SFP must be correct to insert it successfully into the receptacle cage.

To insert an SFP module, hold the module with the PCB cutout facing downward toward the GT200 card and slide it into the receptacle cage on the card. There will be a small click as the module latches into place. The SFP module is designed to only fit into the receptacle cage a certain way. If the SFP module is inserted wrong, it will not fully slide into the receptacle cage. If this happens, remove the module and reinsert it correctly.

To remove an SFP module, press or slide the latch release on the module. This is usually a button or tab on the bottom side of the module that moves toward the rear of the card. The module will pop out slightly as the latch releases. Pull the module out of the receptacle cage.

The GT200 cards are shipped with a Dust/EMI plug for each SFP transceiver receptacle. Install these in empty receptacles to prevent contamination of internal components and to optimize EMI performance.

3.5 Install the Cards



WARNING: Turn off all power to your system before attempting to install the GT200 Cards.



WARNING: GT200 cards support either 3.3-volt or 5.0-volt PCI signaling. Installing this card in a host system with unmatched PCI signaling slots can cause irreparable damage.

3.5.1 GT200 PCI Card

To install the GT200 PCI card, push the card into the motherboard, as shown in Figure 3-1, steps 1 and 2, until it is firmly seated. Install the mounting screw as shown in step 3.




Figure 3-1 GT200 PCI Card Installation

3.5.2 GT200 PMC Card

To install the GT200 PMC card into an available carrier slot, insert the faceplate into the carrier front panel cutout until it butts up against the mating connector, as shown in Figure 3-2, steps 1 and 2. Then firmly push the connectors together as shown in step 3. Install the four mounting screws through the host PCB to fasten the GT200 card in place.




Figure 3-2 GT200 PMC Card Installation

3.6 Connect the Fiber Optic Cables

The two factors to consider when connecting the cables are the topology and the transmission media used. The cards can be connected in several different topologies depending on your application. See section 2.4, Topologies, for more detailed examples.

Fiber-optic Cable Precautions

CAUTION: Fiber-optic cables are made of glass and may break if crushed or bent in a loop with less than a 2-inch radius.

Look at the cable ends closely before inserting them into the connector. If debris is inserted into the transmitter/receiver connector, it may not be possible to clean the connector out and could result in damage to the transmitter or receiver lens. Hair, dirt, and dust can interfere with the light signal transmission.

Use an alcohol-based wipe to clean the cable ends.



For short wavelength modules, either a 50 μm or 62.5 μm core diameter cable should be used. For distances up to 125 meters, 62.5 μm core cable can be used, and for distances up to 250 meters, 50 μm core cable should be used. For distances greater than 250 meters (up to 10 kilometers), long wavelength modules with 9 μm core cable must be used.

The optional fiber-optic cables may be shipped in a separate carton. Remove the rubber boots on the fiber-optic transmitters and receivers as well as those on the fiber-optic cables. Replace these rubber boots when cables are not in use or if the node must be returned to the factory. Attach the fiber-optic cables to the connectors on the GT200 card.

Figure 3-3 and Figure 3-4 depict the types of fiber-optic connectors needed for the GT200 card.




Figure 3-3 Fiber-optic Simplex LC Connector




Figure 3-4 Fiber-optic Duplex LC Connector

3.7 Troubleshooting

If the system does not boot correctly, power down the machine, reseal the card, double-check cable connections, and turn the system back on. If problems persist, contact Curtiss-Wright Controls, Inc. Technical Support at **(800) 252-5601** or **DTN_support@curtisswright.com** for assistance.

Please be prepared to supply the following information:

Machine:	_____
OS Name:	_____
OS Version:	_____
Card Type:	_____
Card Serial No.:	_____
Firmware Revision*:	_____
Driver Revision*:	_____
API Revision*:	_____
Problem Reproducibility:	_____
Problem Description:	_____

* This information is available as output from the **gtmon -V** command.

4. OPERATION

4.1 Overview

The GT200 Network is a shared-memory system. Every computer on the network has a local copy of all global data, which is passed to all the network computers anytime a write occurs. The network protocol is implemented in the GT200 hardware and therefore no software overhead is required to retrieve this information from the network.

The protocol is transparent to the computer. This frees computer processor time for application algorithm execution and other real-time tasks. Since any computer on the network has access to data in the shared memory, any computer can read or modify the shared data and thereby communicate with the other computers on the network.

The GT200 software is designed to help facilitate application software development. The software consists of a device driver, an API library, and a set of utility applications. See the *GT200 (SCRAMNet GT) API Guide* for more information.

4.2 Network Hardware

4.2.1 Network Paradigm

The GT200 Network is a connectionless-broadcast shared-memory network. Each host processor on the network has access to its own local copy of shared memory that is updated over a high-speed, serial-ring network. The network is optimized for the high-speed transfer of data among multiple, real-time computers that are all solving portions of the same real-time problem.

4.2.2 Ring Topology

The GT200 Network is a ring topology network. The ring topology supports circuit-switch operation for topology reconfiguration and fault isolation. Ring protocol is register insertion with source message removal.

Data is transmitted at a maximum of 2.5 Gbps over fiber-optic cables. There is an approximate 0.4 μ s (minimum) latency at each node as the frame works its way around the ring. Delay can be imposed when a node must complete the transmission of a native message before retransmitting a foreign message. A GT200 Network can accommodate up to 255 nodes per network ring.




Figure 4-1 Replicated Shared Memory

4.2.3 Physical Interface


Fiber Optic Short Wavelength (850 nm)—2.5 Gbps
Fiber Optic Long Wavelength (1300 nm)—2.5 Gbps

4.2.4 Network Size

The network supports up to 255 nodes. Each node on the GT network has an associated node ID. When a node transmits a native packet, it sends its node ID as part of the packet header. When a node receives a data packet, it compares its own node ID with the node ID in the received packet header. If the node IDs match, the packet is identified as a native packet and is not retransmitted. If they do not match, the packet is identified as a foreign packet and is retransmitted without modification. This packet removal mechanism prevents traffic from circulating around the ring more than once.

It follows from above, that if two nodes on a ring share the same node ID, they will remove non-native packets from the ring.

Valid node IDs range from 0 to 255. However, node ID 0 is used by default when boards are first powered on, using ID 0 is not recommended. The node ID is software programmable.



NOTE: It is possible the architecture will treat network traffic originating from node ID 0x00 differently to reduce effects from improperly initialized nodes. Consequently, the number of nodes supported is 255.

The maximum fiber length supported is 10 km based on the ring size, media used, and status messaging.

4.2.5 Interface Standards

The GT200 interface is a proprietary interface running at 2.5Gbps. The interface uses both 8B/10B encoding and CRC32 error checking.

4.2.6 Network Framing

Frame types include:

- Variable length data frame
- Sub-length data frame (for transactions less than 32-bits)
- Interrupt frames.

Frames are of variable-length with support for payload sizes as integer multiples of four bytes. Payload size can range from a 4-byte minimum to a 128-byte maximum. Network logic transparently handles appropriate generation of framing, including length selection. Framing overhead includes delimiters, source node ID, age, address, and other control functions.

Sub-length data frames include 32-bits of data with four independent byte enables to support transfer sizes less than 32 bits, preserving the concept of memory transparency.

4.2.7 Link Interface

- Laser Enable (one per link)
- Link Select-Link Up
- Laser Signal Detect (one per link)

4.2.8 Network Throughput

The maximum network write throughput is approximately 205 MBps (base10).

Read throughput is not restricted by bandwidth.

4.2.9 Error Detection

All network frames include a Cyclical Redundancy Check (CRC) to facilitate error detection in the network receiver interface.

The CRC is automatically verified by network hardware without user intervention. In addition, the end of frame delimiter incorporates flags for CRC errors such that a detected CRC error on one node is detectable on other downstream nodes, even though the frame may have been modified (corrected) in the retransmission process. The network also includes other error detection mechanisms, such as an invalid transmission word encountered during the decoding process. Network errors include CRC error, encoding error, framing error, and expired message error.

4.2.10 Latency

Latency is the delay that a frame accumulates when passing through nodes and cables. Each node contributes approximately 0.45 μ s to a frame's latency, and each meter of fiber-optic cable contributes 5 ns to a frame's latency. A complete discussion of GT200 network latency is beyond the scope of this manual. For more information, see Curtiss-Wright Controls Technote G-T-ST-SCTN0138-A-0-A1, or consult with our Tech Support staff.

4.2.11 Throughput

Sustained write throughputs of 205 MBps are possible using DMA on high performance 64 bit/66 Mhz platforms. Read throughput is not limited by network bandwidth.

4.2.12 Message Ordering

Host writes to the network progress in-order; message priorities are not used. Once on the network, messages are not reordered. However, new messages from other nodes may be inserted between messages that are in progress.

4.2.13 Memory

In its simplest form, the GT200 Network system appears as general-purpose memory. The use of this memory depends on the nature of the data stored and the conventions and limitations imposed by the specific host computer system and operating system. On most processors, this means that the application program can use this memory in the same way as any other data-storage area of memory. The memory cannot be used as instruction space.

The major difference between GT200 memory and system memory is that any data written into GT200 memory is automatically sent to the same GT200 memory location in all nodes on the network. This is why it is also referred to as replicated shared memory.

When a host computer writes to the shared memory, the GT200 node host adapter supplies the proper handshaking logic. The shared memory behaves somewhat like resident or local memory.

A device driver is required for operating systems. The device driver performs the following functions: configure the GT200, maps memory, handles interrupts, transfers user buffers to/from network memory.

When performing a transfer of user buffer to/from network memory, the driver works in conjunction with the operating system and the GT200, and may break the user buffer into multiple DMA transfers. This is a result of paging, physical memory requirements, and the need to have a contiguous memory region for the DMA descriptors.

4.2.14 FIFO Buffers

The GT200 card contains various FIFO buffers used for temporarily storing information during normal send and receive operation of the node.

4.2.14.1 Retransmit FIFO

This buffer is used to receive foreign messages from the network, and send them on, or to hold received foreign messages while inserting a native message from the host onto the network.

Each node is responsible for receiving foreign messages, writing them to its copy of shared memory, and re-transmitting the message to the next node.

4.2.14.2 Receive FIFO

The Receive FIFO is designed as a temporary holding place for incoming foreign messages while the shared memory is busy servicing a host request. This FIFO is designed so it can never be overrun.

4.2.15 Network Status Messaging

The network logic in each node deploys a timer in the transmission logic that identifies when a local network status-messaging interval has expired. This interval of approximately 1 μ s is chosen based on maximum media transmission delays, fidelity of status updates, and impacts to network throughput. When the status message interval expires, the node generates a network status message automatically (with no software overhead).

Priority for transmitted traffic is first given to retransmitted traffic (from the insertion buffer), then to network status messages, and finally to locally generated traffic (from the transmit buffer). When the network status message is generated, it includes the local node ID and applicable status/control information (local age determined by the local receive logic, information regarding the local node such as RX_EN, TX_EN, RT_EN, link up, signal detects and enables for applicable link interfaces, etc.).

4.2.15.1 Shared Information

- Node ID
- Upstream Node ID
- Laser Enable (one per link)
- Link Select
- Redundant Link Capable
- Transmit Enable
- Receive Enable
- Retransmit Enable
- Write Me Last
- Link Up
- Laser Signal Detect (one per link)

4.2.16 Interrupts

Broadcast and unicast network interrupts are available for user-level signaling and synchronization between nodes. These interrupts are initiated by the sender and are optionally received by the other nodes. A 32-bit user-defined vector identifies conditions associated with this notification event. These network interrupts propagate from host to host through the network medium.

The receiving nodes can individually enable up to 32 general-purpose broadcast network interrupts. The sender at origination specifies the user-defined interrupt number and vector. These broadcast network interrupts are named HBI (Host Broadcast Interrupt) events.

Up to 256 (per node) general-purpose unicast network interrupts can be used for point-to-point signaling between nodes. While each node can enable reception of the unicast interrupts, reception cannot be restricted to interrupts from particular source node IDs. Rather, enabling unicast interrupts allows an interrupt on reception of a unicast network

interrupt from any node on the network. The sender specifies the destination node ID and user-defined interrupt vector at origination. These unicast network interrupts are named HUI (Host Unicast Interrupt) events.

In normal operation, network interrupts will not be processed on receipt by the originating node (e.g., interrupt self function). However, when Interrupt Self is enabled, network interrupts can be processed (subject to interrupt enables) on the originating node.

Network interrupts (HBI and HUI) may be initiated via PIO accesses (via the appropriate SW function) or via an interrupt flag (separate chain entry) on DMA write operations.

The HBI and HUI events are stored in a queue located on the GT200 card. HBI and HUI events are stored in the order of reception. The receiving node saves the source node ID, interrupt vector, and interrupt type (broadcast with interrupt level or unicast). The queue provides numerous advantages over a FIFO including: performance, parallel accesses by multiple threads, elimination of access mechanism to protect critical region, and the ability to skip queue entries. The device driver manages access to the queue. Applications retrieve interrupt information through the software API.

4.2.17 Modes of Operation

The Figure 4-2 shows the modes of operation. The modes shown are configured through `gt_mon`.

4.2.17.1 Write-Me-Last Mode

The Write-Me-Last mode of operation allows the originating node to be the last node in the ring to have the data deposited to its memory. This can be useful for synchronization. This means that when the host performs a write to the GT200 shared memory, this data is not immediately written to the host node's memory, but is first sent to the other nodes on the network. When the frame returns to the originating node it is written to shared memory, and is then removed from the network ring.

Therefore, host-originated data written to shared memory travels the ring updating the GT200 node memories on the ring and, upon returning to the originating node, that node writes the data to its own shared memory as the last node on the ring. This guarantees that the data is available on all other nodes, before it is available locally.



WARNING: This mode is not recommended for applications that use duplicate node IDs or for open-ring topologies.

4.2.17.2 TX Enable

Transmit enable mode allows data to be transmitted to the network. The default condition is on.

4.2.17.3 RX Enable

Receive enable mode allows data to be received from the network. The default condition is on.

4.2.17.4 RT Enable

Retransmit mode allows received data to be retransmitted to the network. The default condition is on.

4.2.17.5 Interrupt Self

Interrupt self allows network interrupts generated by the node to interrupt the generating node upon receipt from the network. The default condition is OFF.




Figure 4-2 Configuration Switch Diagram

4.3 GT200 Block Diagram




Figure 4-3 GT200 Block Diagram

4.3.1 Network Logic

XVCR	SFP 2.5 Gbps fiber optic transceiver.
RX_CTRL.....	Receive control logic. Decodes receive framing protocol
RT_FIFO.....	Retransmit FIFO. Buffers retransmitted link data
TXN_FIFO.....	Transmit to Network FIFO. Buffers network transmit data
TX_CTRL.....	Transmit control logic. Handles transmit framing protocol

4.3.2 Host Logic

INT_BUF	Network to Host Interrupt Queue. Buffers received network interrupts
NET_STAT.....	Network Status Look Up Table
RX_FIFO	Receive FIFO. Buffers received data
MEM_CTRL.....	Memory Controller
RAM	Memory. 125 MHz 32-bit DDR SDRAM
TXM_FIFO.....	Transmit to Memory FIFO. Buffers transmit data
RW_FIFO	Read/Write FIFO
RC_CTRL.....	Read Cache Controller

4.4 Host Hardware

4.4.1 Target Interface

4.4.1.1 Control plane

The control plane supports control and status of both host and link interfaces via Control and Status Registers.

4.4.1.2 Data plane.

The data plane can also be used to access shared memory and initiate network traffic. The target interface may be accessed by the host microprocessor (via PIO operations) or by another PCI card (via peer-to-peer DMA initiated by the other board's DMA controller).

4.4.2 Initiator Interface

4.4.2.1 Data Plane.

The initiator interface may be used to access shared memory for DMA to other boards' target interface.

4.4.3 Bus Support

The hardware supports 33 MHz/66 MHz PCI operation for both 32-bit and 64-bit buses.

The hardware supports 3.3-volt PCI signaling voltages.

4.4.4 5-Volt PCI Bus Support

The PCI to PMC adapter card has been designed specifically for 5-volt legacy environments. Many users are still using older PCI-based machines that only support 5-volt PCI signaling voltages. By installing a GT200 PMC board onto the 5-volt PCI to PMC adapter the user now has a 5-volt signaling PCI board that can be used in older legacy systems.

4.4.5 Byte Swapping

The hardware contains steering logic supporting both Little Endian and Big Endian accesses for the target and initiator interfaces. The byte-swapping logic also includes the ability to swap 32-bit words within a 64-bit access. The target and initiator logic contain independent settings for the byte and word (32-bit) swapping.

4.4.6 Interrupt Support

The hardware supports both network and applicable host interrupts.

No interrupts are generated by the hardware until explicitly enabled by the software (driver and/or user).

Network interrupts (HBI and HUI) may be initiated via PIO accesses (via the appropriate SW function) or via an interrupt flag on DMA operations.

Separate target locations for each HBI and HUI interrupt avoid the necessity of a semaphore for network interrupt initiation.

4.4.7 Counter/Timers

The host logic provides counter/timers for monitoring network performance. While associated with network functionality, this logic resides within the host interface. Each counter/timer has its own dedicated mode of operation to allow simultaneous monitoring of critical parameters listed below (see Appendix B for definitions).

- Network timer
- Host timer
- Latency timer
- Shared Memory Traffic counter
- Interrupt Traffic counter
- Hunt Traffic counter
- Network Interrupt counter
- Host Interrupt counter
- Link Error counter
- Link Down counter
- Decoder Error counter
- Synchronization Error counter
- CRC Error counter
- EOF Error counter
- Protocol Error counter
- RX FIFO Error counter

APPENDIX A

SPECIFICATIONS

TABLE OF CONTENTS

A.1 Hardware Specific.....	A-1
A.1.1 GT200 3.3-Volt PCI Specifications.....	A-1
A.1.2 GT200 3.3-Volt PMC Specifications.....	A-2
A.1.3 GT200 5-Volt PCI Specifications.....	A-3
A.2 Media Interface Specifications.....	A-4
A.2.1 Fiber-Optic Media Interface Specifications.....	A-4
A.3 PCI Configuration Space.....	A-5
A.4 Part Number Ordering Information.....	A-6
A.4.1 66 MHZ GT200 PMC Ordering Information.....	A-6
A.4.2 66 MHZ 3.3-Volt GT200 PCI Ordering Information.....	A-6
A.4.3 GT200 5-Volt, 66 MHz, PCI Ordering Information.....	A-6
A.4.4 Short Wavelength: Multimode Fiber-Optic Cables.....	A-7
A.4.5 Long Wavelength: Single-mode Fiber-Optic Cables.....	A-8

A.1 Hardware Specific

A.1.1 GT200 3.3-Volt PCI Specifications

Hardware Compatibility:	PCI specification version 2.3
Physical Dimensions:	
PCI Card	174.6 x 106.7 mm, one slot
Weight:	
PCI Card	144.57 g
Electrical Requirements:.....	+4.75 to +5.25 VDC, 1.41 Amps
Power Dissipation:.....	7.5 Watts (max)
Temperature Range	
Storage:.....	-40° TO +85° C
Operation:	0° to +50° C
Network Line Transmission Rate:	2.5 Gbps
Message Length:.....	Variable
Maximum Nodes on Network Ring:.....	255
Maximum Node Separation:	
Short Link Fiber:.....	250 meters
Long Link Fiber:	10 kilometers
Shared Memory:	
On-board Memory	128 MB
Effective Network Bandwidth:	
4 bytes/packet (random):	33 MB/s
128 bytes/packet (sequential):	210 MB/s
Node Latency:	
Insertion:	0.35 μ s
Pass Through:	0.45 μ s
Mean Time Between Failures (MTBF)	
GT200, No Media.....	268,138 hours
GT200, 850 nm Short Wave Pluggable Transceiver.....	253,974 hours
GT200 , 850 nm (x2) Short Wave Pluggable Transceiver	241,230 hours
GT200, (x1) 850 & 1300nm (x1) Pluggable Transceivers.....	233,241 hours
GT200, 1300 nm Long Wave Pluggable Transceiver	245,133 hours
GT200, 1300 nm (x2) Long Wave Pluggable Transceiver	225,763 hours

Mean Time Between Failures (MTBF) is based on calculations using MIL-HDBK-217F, Appendix A, for a ground benign environment.

A.1.2 GT200 3.3-Volt PMC Specifications

Physical Dimensions:

PMC Card 74.0 x 149.0 mm, one slot

Weight:

PMC Card 124 g

Electrical Requirements: +4.75 to +5.25 VDC, 1.41 Amps

Power Dissipation: 7.5 Watts (max)

Temperature Range

Storage: -40° TO +85° C

Operation: 0° TO +50° C

Network Line Transmission Rate: 2.5 GB/s

Message Length: Variable

Maximum Nodes on Network Ring: 255

Maximum Node Separation:

Short Link Fiber: 250 meters

Long Link Fiber: 10 kilometers

Shared Memory:

On-board Memory 128 MB

Effective Network Bandwidth:

4 bytes/packet (random): 33 MB/s

128 bytes/packet (sequential): 210 MB/s

Node Latency:

Insertion: 0.35 μ s

Pass Through: 0.45 μ s

Mean Time Between Failures (MTBF)

GT200, No Media 268,572 hours

GT200, 850 nm Short Wave Pluggable Transceiver 254,363 hours

GT200, 850 nm (x2) Short Wave Pluggable Transceiver 241,581 hours

GT200, (x1) 850 & 1300 nm (x1) Pluggable Transceivers 233,569 hours

GT200, 1300 nm Long Wave Pluggable Transceiver 245,496 hours

GT200, 1300 nm (x2) Long Wave Pluggable Transceiver 226,071 hours

Mean Time Between Failures (MTBF) is based on calculations using MIL-HDBK-217F, Appendix A, for a ground benign environment.

A.1.3 GT200 5-Volt PCI Specifications

Hardware Compatibility:	PCI specification version 2.2
Physical Dimensions:	
PCI Card	174.6 x 106.7 mm, one slot
Weight:	
PCI Card	170.0 g
Electrical Requirements:	+4.75 to +5.25 VDC, 1.56 Amps
Power Dissipation:	7.8 Watts (max)
Temperature Range	
Storage:	-40° TO +85° C
Operation:	0° to +50° C
Network Line Transmission Rate:	2.5 Gbps
Message Length:	Variable
Maximum Nodes on Network Ring:	255
Maximum Node Separation:	
Short Link Fiber:	250 meters
Long Link Fiber:	10 kilometers
Shared Memory:	
On-board Memory	128 MB
Effective Network Bandwidth:	
4 bytes/packet (random):	33 MB/s
128 bytes/packet (sequential):	210 MB/s
Node Latency:	
Insertion:	0.35 μ s
Pass Through:	0.45 μ s
Mean Time Between Failures (MTBF)	
GT200, No Media	218,909 hours
GT200, 850 nm Short Wave Pluggable Transceiver	209,376 hours
GT200, 850 nm (x2) Short Wave Pluggable Transceiver	200,637 hours
GT200, (x1) 850 & 1300nm (x1) Pluggable Transceivers	195,080 hours
GT200, 1300 nm Long Wave Pluggable Transceiver	203,330 hours
GT200, 1300 nm (x2) Long Wave Pluggable Transceiver	189,821 hours

Mean Time Between Failures (MTBF) is based on calculations using MIL-HDBK-217F, Appendix A, for a ground benign environment.

A.2 Media Interface Specifications

A.2.1 Fiber-Optic Media Interface Specifications

Connector:..... Duplex LC

850 nm:

Media..... 50 μ m or 62.5 μ m multimode fiber
Maximum Fiber Length: 250 meters with 50 μ m fiber
Maximum Fiber Length: 125 meters with 62.5 μ m fiber
Transmit Wavelength: 830 to 860 nm
Transmit Power: -10 to -1 dBm
Receive Wavelength:..... 770 to 860 nm
Receive Sensitivity:..... -15.5 to 0 dBm

1300 nm:

Media..... 9 μ m single-mode fiber
Maximum Fiber Length: 10 km
Transmit Wavelength: 1285 to 1330 nm
Transmit Power: -9.5 to 0 dBm
Receive Wavelength:..... 1100 to 1600 nm
Receive Sensitivity: -19 to -3 dBm

A.3 PCI Configuration Space

Vendor ID: 0x1387 (Curtiss-Wright Controls, Inc.)
Device ID: 0x5310 (GT200)
SubVendor ID: 0x1387 (Curtiss-Wright Controls, Inc.)
Subsystem Device ID: 0x5310 (GT200)
Base Class Code: 0x02 (Network Controller)
Sub-Class Code: 0x80 (Other network Controller)
Register-level Programmable Interface: 0x00 (non-defined for this base class)

BAR0 (Control/Status registers):

Enabled
Size=256B (0x100 bytes)
Prefetching Disabled
Memory Space
A32

BAR1 (Network Management registers):

Enabled
Size=8kB (0x2000 bytes)
Prefetching Disabled
Memory Space
A32

BAR2 (Shared Memory):

Enabled
Size= Host Bus Requested Target Memory Size
Typically same as Populated Memory Size
128MB (0x8000000 bytes)
512MB (0x20000000 bytes)
Prefetching Enabled
Memory Space
A32

A.4 Part Number Ordering Information

A.4.1 66 MHZ GT200 PMC Ordering Information

Table A-1 GT200 PMC

Order Number	Description
H- AS-GPM128SC-00	GT200, No Media
H- AS-GPM128SC-20	GT200, 850 nm Short Wave Pluggable Transceiver
H- AS-GPM128SC-22	GT200, 850 nm Short Wave Pluggable Transceiver (x2)
H- AS-GPM128SC-23	GT200, (x1) 850 & 1300 nm (x1) Pluggable Transceivers
H- AS-GPM128SC-30	GT200, 1300 nm Long Wave Pluggable Transceiver
H- AS-GPM128SC-33	GT200, 1300 nm Long Wave Pluggable Transceiver (x2)

A.4.2 66 MHz 3.3-Volt GT200 PCI Ordering Information

Table A-2 GT200 PCI

Order Number	Description
H- AS-GPC128SC-00	GT200, No Media
H- AS-GPC128SC-20	GT200, 850 nm Short Wave Pluggable Transceiver
H- AS-GPC128SC-22	GT200, 850 nm Short Wave Pluggable Transceiver (x2)
H- AS-GPC128SC-23	GT200, (x1) 850 & 1300nm (x1) Pluggable Transceivers
H- AS-GPC128SC-30	GT200, 1300 nm Long Wave Pluggable Transceiver
H- AS-GPC128SC-33	GT200, 1300 nm Long Wave Pluggable Transceiver (x2)

A.4.3 66 MHz GT200 5-Volt PCI Ordering Information

Table A-3 GT200 5-Volt PCI

Order Number	Description
H- AS-GC5128SC-00	5-Volt PCI, GT200, No Media
H- AS-GC5128SC-20	5-Volt PCI, GT200, 850 nm Short Wave Pluggable Transceiver
H- AS-GC5128SC-22	5-Volt PCI, GT200, 850 nm Short Wave Pluggable Transceiver (x2)
H- AS-GC5128SC-23	5-Volt PCI, GT200, (x1) 850 & 1300 nm (x1) Pluggable Transceivers
H- AS-GC5128SC-30	5-Volt PCI, GT200, 1300 nm Long Wave Pluggable Transceiver
H- AS-GC5128SC-33	5-Volt PCI, GT200, 1300 nm Long Wave Pluggable Transceiver (x2)

A.4.4 Short Wavelength: Multimode Fiber-Optic Cables

The following table lists the order numbers for the simplex and duplex, 50/125 μm multimode fiber-optic cables, for use with the short wavelength laser media interface.

Table A-4 LC to LC

Simplex Part Number	Duplex Part Number	Length	Cable End 1	Cable End 2
FHAC-M1LC3000-00	FHAC-M2LC3000-00	3 meters	LC	LC
FHAC-M1LC5000-00	FHAC-M2LC5000-00	5 meters	LC	LC
FHAC-M1LC1001-00	FHAC-M2LC1001-00	10 meters	LC	LC
FHAC-M1LC2001-00	FHAC-M2LC2001-00	20 meters	LC	LC
FHAC-M1LC3001-00	FHAC-M2LC3001-00	30 meters	LC	LC
FHAC-M1LCxxxx-00	FHAC-M2LCxxxx-00	Custom	LC	LC

Table A-5 LC to ST

Simplex Part Number	Duplex Part Number	Length	Cable End 1	Cable End 2
FHAC-M1LCST03-00	FHAC-M2LCST03-00	3 meters	LC	ST
FHAC-M1LCST05-00	FHAC-M2LCST05-00	5 meters	LC	ST
FHAC-M1LCST10-00	FHAC-M2LCST10-00	10 meters	LC	ST
FHAC-M1LCST20-00	FHAC-M2LCST20-00	20 meters	LC	ST
FHAC-M1LCST30-00	FHAC-M2LCST30-00	30 meters	LC	ST
FHAC-M1LCSTxx-00	FHAC-M2LCSTxx-00	Custom	LC	ST

Table A-6 SC to LC

Simplex Part Number	Duplex Part Number	Length	Cable End 1	Cable End 2
FHAC-M1SCLC01-00	FHAC-M2SCLC01-00	1 meter	SC	LC
FHAC-M1SCLC03-00	FHAC-M2SCLC03-00	3 meters	SC	LC
FHAC-M1SCLC05-00	FHAC-M2SCLC05-00	5 meters	SC	LC
FHAC-M1SCLC10-00	FHAC-M2SCLC10-00	10 meters	SC	LC
FHAC-M1SCLC20-00	FHAC-M2SCLC20-00	20 meters	SC	LC
FHAC-M1SCLC30-00	FHAC-M2SCLC30-00	30 meters	SC	LC
FHAC-M1SCLCxx-00	FHAC-M2SCLCxx-00	Custom	SC	FC

A.4.5 Long Wavelength: Single-mode Fiber-Optic Cables

The following table lists the order numbers for the simplex and duplex, 9/125 μm single-mode fiber-optic cables, for use with the long wavelength laser media interface.

Table A-7 LC to LC

Simplex Part Number	Duplex Part Number	Length	Cable End 1	Cable End 2
FHAC-S1LC3000-00	FHAC-S2LC3000-00	3 meters	LC	LC
FHAC-S1LC5000-00	FHAC-S2LC5000-00	5 meters	LC	LC
FHAC-S1LC1001-00	FHAC-S2LC1001-00	10 meters	LC	LC
FHAC-S1LC2001-00	FHAC-S2LC2001-00	20 meters	LC	LC
FHAC-S1LC3001-00	FHAC-S2LC3001-00	30 meters	LC	LC
FHAC-S1LCxxxx-00	FHAC-S2LCxxxx-00	Custom	LC	LC

Table A-8 SC to LC

Simplex Part Number	Duplex Part Number	Length	Cable End 1	Cable End 2
FHAC-S1SCLC01-00	FHAC-S2SCLC01-00	1 meter	SC	LC
FHAC-S1SCLC03-00	FHAC-S2SCLC03-00	3 meters	SC	LC
FHAC-S1SCLC05-00	FHAC-S2SCLC05-00	5 meters	SC	LC
FHAC-S1SCLC10-00	FHAC-S2SCLC10-00	10 meters	SC	LC
FHAC-S1SCLC20-00	FHAC-S2SCLC20-00	20 meters	SC	LC
FHAC-S1SCLC30-00	FHAC-S2SCLC30-00	30 meters	SC	LC
FHAC-S1SCLCxx-00	FHAC-S2SCLCxx-00	Custom	SC	LC

APPENDIX B

COUNTER/TIMER DEFINITIONS

B.1 Counter/Timer Definitions

Counter/Timer	Definition
NET_TMR	Network timer. This timer is incremented on every network transmit clock period. For 2.5 Gbps product configurations, the network transmit clock period is 8 ns and rolls over approximately every 34.4 s.
HST_TMR	Host timer. This timer is incremented on every host bus clock period. For 66 MHz PCI product configurations, the host bus clock period is approximately 15.2 ns and rolls over approximately every 65.2 s.
LAT_TMR	Latency timer: This timer measures transit latency. The timer begins counting on transmission of the auto-message and stops counting on receipt of a native auto-message. The latency is incremented on every network transmit clock period that the native auto-message is in transit. For 2.5 Gbps product configurations, the network transmit clock period is 8ns and rolls over approximately every 34.4 s.
SM_TRFC_CNTR	Shared Memory Traffic counter. This counter is incremented on every reception of 32-bit network shared memory data phase (native or foreign). Note that network memory traffic representing network traffic of less than 32-bits are treated like 32-bits for purposes of counting network traffic.
INT_TRFC_CNTR	Interrupt Traffic counter. This counter is incremented on every reception of network interrupt traffic (native or foreign).
HNT_TRFC_CNTR	Hunt Traffic counter. This counter is incremented on every reception of 32-bit network shared memory data phase from the node ID specified by the HNT_ID field to the LNK_CTL register. Note that network memory traffic representing network traffic of less than 32-bits are treated like 32-bits for purposes of counting network traffic. Note also that this counter only counts shared memory traffic from the specified node and not network interrupt traffic.
NHIQ_INT_CNTR	Network Interrupt counter. This counter is incremented on every network interrupt that has been placed into the NHIQ. This value gives a total number of interrupt received and the lowest bits (8 for a queue of 256) give the effective address of the next interrupt location within the queue, allowing the current position of the last interrupt data to be determined by subtracting 1.
HST_INT_CNTR	Host Interrupt counter. This counter is incremented on every new assertion of a host interrupt request.
LNK_ERR_CNTR	Link Error counter. This counter is incremented on every network error (including decoder error, synchronization error, CRC error, EOF error, protocol error, RXF error, and transition of link down).
LNK_DOWN_CNTR	Link Down counter. This counter is incremented on transition of a link down.
DEC_ERR_CNTR	Decoder Error counter. This counter is incremented on every 8b/10b decoding error.

Counter/Timer	Definition
SYNC_ERR_CNTR	Synchronization Error counter. This counter is incremented on every ordered set synchronization error.
CRC_ERR_CNTR	CRC Error counter. This counter is incremented on every CRC error.
EOF_ERR_CNTR	EOF Error counter. This counter is incremented on every end-of-frame error.
PRTCL_ERR_CNTR	Protocol Error counter. This counter is incremented on every protocol error.
RXF_ERR_CNTR	RX FIFO Error counter. This counter is incremented on every RX FIFO error.

GLOSSARY

- address-only cycle ----- A DTB cycle that consists of an address broadcast, but no data transfer. The slave does not acknowledge address-only cycles and the master terminates the cycle without waiting for an acknowledgment.
- block write cycle ----- A DTB cycle used to transfer a block of 1 to 256 bytes from a master to a slave. The block write cycle is very similar to the block read cycle. It uses a string of 1-, 2-, or 4-byte data transfers and the master does not release the DTB until all of the bytes have been transferred. It differs from a string of write cycles in that the master broadcasts only one address and address modifier (at the beginning of the cycle). Then the slave increments this address on each transfer so that the next transfer is stored in the next higher location.
- bus timer----- A functional module that measures the time each data transfer takes on the DTB and terminates the DTB cycle if a transfer takes too long. Without this module, it could wait forever for a slave to respond if the master tries to transfer data to or from a nonexistent slave location. The bus timer prevents this by terminating the cycle.
- CSR ----- Control/status register. These registers are used for configuration and control.
- daisy chain topology ----- A configuration in which devices are connected to each other in sequence
- deterministic ----- Completely predictable message transit time from application to application.
- DMA ----- Direct memory access transfer. An I/O transfer conducted by a device controller which accesses memory directly and, as a result, can transfer a large volume of data without requesting a processor interrupt after each unit amount. Contrast with programmed I/O (PIO) transfer.
- device interrupt ----- An interrupt received on interrupt priority levels 20-23. Device interrupts can be requested only by devices, controllers, and memories.
- FIFO ----- A data storage method; First In First Out. Also refers to the specific storage area; Transmit FIFO, Interrupt FIFO, etc.
- foreign message ----- A message that is in (passing through) a node other than the one of origin.
- frame----- An organized finite stream of data moving through a network that includes pertinent and overhead transmission control and management data. Frames are dynamically sized from 4 to 128 bytes.
- HBI----- Host Broadcast Interrupt
- HUI----- Host Unicast Interrupt

- insertion latency----- The time required for a GT200 card to insert data values into outgoing frames and remove data values from incoming frames.
- interrupt ----- An event that changes the normal flow of instruction execution other than an exception or a branch, jump, case or call instruction.
- interrupt acknowledge cycle----- A DTB cycle, initiated by an interrupt handler, that reads a status/ID from an interrupter. An interrupt handler generates this cycle when it detects an interrupt request from an interrupter and it has control of the DTB.
- interrupter ----- A functional module that generates an interrupt request on the priority interrupt bus and then provides status/ID information when the interrupt handler requests it.
- interrupt handler----- A functional module that detects interrupt requests generated by interrupters and responds to those requests by asking for status/ID information.
- ISR ----- Interrupt service routine. A routine executed when a device interrupt occurs.
- loopback----- A method of transmitting to the same node's receivers for testing purposes. Applies to both fiber optic and wire media. Also, a test that loops the outgoing signal back to its source.
- master----- A functional module that initiates DTB cycles to transfer data between itself and a slave module.
- native message----- A message that is received by the node of origin.
- pass-through latency ----- The time required for a GT200 card to process an incoming frame and retransmit it on the network.
- point-to-point topology----- A network topology in which one node connects directly to another node.
- priority interrupt bus----- One of the four buses provided by the backplane. The priority interrupt bus allows interrupter modules to send interrupt requests to interrupt handler modules, and interrupt handler modules to acknowledge these interrupt requests.
- PIO ----- Programmed I/O transfer. An I/O transfer, primarily conducted by a driver program, that requires processor intervention after each byte or word is transferred. Contrast with Direct Memory Access (DMA) transfer.
- ring topology----- A network topology in which every node has exactly two branches connected to it.
- rising edge----- The time during which a signal makes its transition from low to high.
- Rx ----- Abbreviation for receive or receiver.

- SCSI ----- Refers to the American National Standard for Information Systems Small Computer System Interface - 1 (X3.131-1986) or the ANSI Small Computer System Interface - 2 (X3.131-1989). This standard defines mechanical, electrical and functional requirements for attaching small computers to each other and to intelligent peripheral devices.
- SFP----- Small form factor pluggable transceiver.
- shared memory (SM) ----- GT200 memory physically located on the network board. This dual-ported memory is accessible by the host and the network. A host write to shared memory results in a transmitted write to all GT200 nodes at the same relative location.
- slave----- A functional module that detects DTB cycles initiated by a master, and when those cycles specify its participation, transfers data between itself and the master.
- slot ----- A position where a board can be inserted into a backplane. If the system has both a J1 and a J2 backplane (or a combination J1/J2 backplane) each slot provides a pair of 96-pin connectors. If the system has only a J1 backplane, then each slot provides a single 96-pin connector.
- system clock driver ----- A functional module that provides a 16 MHz timing signal on the utility bus.
- Tx ----- Abbreviation for transmit or transmitter.

This page intentionally left blank

INDEX

5

- 5 volt..... 2-3, 4-9
- 5Volt PCI Bus Support.....4-9

A

- adapter card4-9
- arbitrated loop.....2-7

B

- backplane 2-4, 3-1
- bandwidth2-7
- baud rate2-7

C

- cable
 - precautions.....3-5
- card reset switch2-8
- configuration
 - media interface 2-4, 3-2
- connections
 - intrasystem.....2-4
- connector
 - duplex LC 2-4, 3-5
 - simplex LC3-5
- connectors
 - fiber-optic3-5

D

- DMA..... 4-4, 4-6, 4-9

E

- electrostatic discharge.....3-2
- EMI performance.....3-2
- error4-3
- expansion card2-7

F

- faceplate.....3-4
- fault isolation2-7
- fiber-optic
 - multimode.....A-7
- fiber-optic cable.....3-5
- fiber-optic cables
 - singlemode.....A-8
- FIFO buffer.....4-4
 - receive.....4-5
- foreign message packet..... 4-4, 4-5
- Frames4-3

G

- GLX4000.....2-8
 - Physical Layer Switch2-8
- GT200 interface.....4-3

H

- hot swappable 2-4, 2-7, 3-2

I

- inspect.....3-1, 3-2

L

- laser
 - long wavelength2-3
- laser2-4
 - long wavelength 2-4, 3-5, A-8
 - short wavelength..... 2-3, 2-4, 3-5, A-7
- Laser 2-5, 4-3, 4-5
- latency4-2, 4-4
- LED2-3, 2-5
 - status.....2-3
- link interface.....2-2, 3-1
- link stability.....2-3
- LinkXchange2-7
 - GLX4000.....2-8
 - LX2500:2-8
 - LX2500.....2-8
 - Physical Layer switch.....2-7

M

- maximum fiber length A-4
- media
 - fiber optic.....3-1
 - transmission3-5
- media options2-3, 2-4
- mode
 - write-me-last.....4-6
- module latches3-2
- multimode fiber2-4
- multimode fiber-optic cables.....A-7

N

- network. 1-3, 1-1, 2-1, 2-3, 2-10, 3-1, 4-1, 4-2, 4-3, 4-4, 4-5, 4-6, 4-7, 4-8, 4-9, 4-10
- node3-5
- non-blocking switch2-7
- non-volatile SRAM2-8

O

- order numbers
 - multimode FO.....A-7
 - singlemode fiber optic.....A-8

P

- password reset switch.....2-8
- PCI installation.....3-3
- Physical Layer *Switch*.....2-8
- PIO.....4-6, 4-9
- PMC
 - installation.....3-4
- point-to-point.....2-7
- power
 - transmit.....A-4
- protocol.....2-1, 4-1

R

- real-time.....4-1
- receive sensitivity.....A-4
- receive wavelength.....A-4
- receptacle cage.....3-2
- receptacles
 - empty.....3-2
- retimed port.....2-7
- retransmitted.....4-2
- ring topology.....4-2
- RS-232 port.....2-8

S

- sensitivity.....A-4
- SFP.....3-2
- SFP electrical connector.....3-2
- SFP module.....3-2
 - insertion.....3-2
- SFP modules.....2-7
- SFP receptacle cage.....3-2
- shared memory.....2-1, 4-1, 4-4, 4-5, 4-6
 - replicated memory.....4-4
- single-board computer.....2-2
- status indicator
 - heartbeat.....2-8
 - power on.....2-8
 - signal detect.....2-8
 - transmitter on.....2-8
- status LED
 - heartbeat.....2-8
 - signal detect.....2-8

T

- topology.....2-6, 3-5
- transmit wavelength.....A-4

U

- unpack.....3-1

W

- watchdog timer.....2-8
- write-me-last mode.....4-6